Owing to increasing the penetration level of the inverter-based distributed generations (IBDGs) in power systems, their fault ride-through (FRT) capability has become one of the essential issues of new grid codes. This study proposes a novel DC-link fault current limiter (DLFCL)-based FRT scheme to improve the FRT capability in IBDG units. The DLFCL module has almost no effect on normal operation of IBDG. When a short-circuit fault occurs in power system, the DLFCL module effectively limits the inverter output current and protects its switching devices. The employed DLFCL does not need any control, measurement and gate driving system. Also, it has simple configuration and it is not mandatory to use a superconductor inductor in its power circuit so, it has low initial cost. By using the proposed scheme, it is possible to provide continues operation of IBDG even at zero grid voltage. Analytical analysis is presented in details. The effectiveness of the proposed approach is approved through extensive simulation studies in PSCAD/EMTDC environment. An experimental setup is used to verify the main concept of the proposed approach. 
I. INTRODUCTION
There are many technologies for distributed generations (DGs) beyond the conventional synchronous generators such as fuel cells, wind turbines, solar cells and micro turbines which use inverter for power exchange with the utility grid [1] . These types of DGs require voltage-source inverter (VSI) in most cases to interconnect with grid and are usually referred as inverter based distributed generations (IBDGs) [2] .
Two main control strategies are proposed in literatures to control the interface-inverter in DG systems which are: Current Control Strategy (CCS) and Voltage Control Strategy (VCS) [3] - [5] . From the advantages of CCS is that, during fault condition, the output current of inverter can be effectively restricted to an acceptable level, consequently, the IBDG unit can ride-through networks faults. However, CCS has several drawbacks like reduction of main controller robustness and need to both voltage and current sensors. On the other hand, while VCS has good performance during normal operation, high level of fault current is its main drawback [4] . By increasing the penetration level (PL) and island operation of DG units in distribution systems, using of VCS to controls interface-inverter is more acceptable than CCS [6] .
Furthermore, at high PL of the IBDG units in power system, their disconnection form utility during faults is not acceptable. Also, according to [7] , the effect of IBDG units on network operation with 40% PL is not negligible.
Despite the IEEE standard 1547 which recommended that IBDGs units should be disconnected from the network when a fault occurs in the utility grid [8] in some new grid codes, the IBDGs units are forced to stay connected to the grid and ride-through network faults [9] - [10] . Regarding to above discussions different studies are conducted on current limitation strategies of VSIs during network faults.
Some control approaches for inverter-interfaced distributed energy resources are proposed in [11] and [12] to limit inverter fault current and improve their fault ride-through (FRT) capability. Reference [13] , introduced an inverter fault current limitation strategy in a micro-grid at high PL of IBDG units. However, [13] did not present simulation and experimental results to approve its proposed technique. References [14] and [15] investigated fault behavior of IBDGs units against various network faults and presented analytical and experimental results. A control scheme is proposed in [16] to improve ride-through capability of hybrid distributed energy resources including fuel cell/battery during power system faults. In [17] , a control strategy proposed to enhance the voltage support ancillary service of IBDG unit to compliant the grid codes requirements. A fault protection scheme against the external short-circuit fault for the highpower three-phase inverters is proposed in [18] to provide high reliability for sensitive loads during transient faults. A control scheme is introduced in [19] to suppress the peak of three-phase PV inverters current during unsymmetrical faults. Reference [20] presented simulation and experimental results of a varistor based short circuit fault protection scheme for series active power filters.
An effective method to control the fault current level is using fault current limiters (FCLs). Several types of FCLs are proposed to improve the power system performance in [21] - [24] . Also, as [25] , it is expected, in the future, FCLs might be coupled with DGs units and sold as an important part of these generation plants.
This study proposes a novel dc link fault current limiter (DLFCL) based FRT scheme to improve the FRT capability in IBDG units. The DLFCL module has not effect on IBDG system performance during normal operation of utility grid but, it limits the inverter current in fault condition. In this way, the IBDG system can stay connect to utility during fault condition. Moreover, the proposed DLFCL could make use of non-superconducting inductor to decrease initial cost of superconducting inductor as well as the cost and volume of cryogenic system. Besides, according to [26] , the problems of latch-up and wind-up arise when the inverter control strategy changes from normal, to fault mode operation, during fault condition.
However, in the proposed scheme, interface-inverter is controlled as a controlled voltage source in normal condition as well as fault condition. Also, by present scheme, the FRT is possible even at zero grid voltage as recommended by E.ON grid code [10] .
The rest of this paper is organized as follows: Section II deals with basis of proposed scheme. Section III explains performance evaluation of proposed FRT approach. Section V and IV includes the simulation studies and experimental results, respectively. Finally, section VI provides concludes of paper. Fig .1 shows the power circuit topology of proposed FRT configuration for an IBDG unit. Based on [2] , the model of IBDG unit for the purpose of fault analysis can be made up under the assumption that in subtransmission systems the dc input voltage of the interface VSI is regulated and essentially fixed in the time frame 0-1.0 s. Nevertheless, the V DC that is shown in Fig. 1 is considered as average of DC voltage during fault to simplify the analytical analysis. To enhance FRT capability of IBDG unit, application of a diodebridge DLFCL module is proposed. The Non superconducting DLFCL module is composed of a diodebridge and a non-superconductor (copper coil) that is modeled by a resistor r d and an inductor L d in Fig. 1 .
II. PROPOSED FAULT RIDE THROUGH CONFIGURATION
In case of using superconductor inductor, r d will be equal to zero. A two-level VSI is used for DC to AC power conversion. The DLFCL module is connected in series with V DC as shown in Fig. 1 . Also, total resistance and inductance between high voltage side of grid-connected transformer and inverter output terminals are modeled by r s and L s in Fig. 1 , respectively. The utility grid is modeled by an infinitely stiff AC system; so it is represented by an ideal sinusoidal three-phase voltage source with a constant frequency (V an , V bn and V cn in Fig. 1 an appropriate value for L d in Fig. 1 , it is possible to achieve a nearly dc current for dc reactor at steady state. Therefore, the dc reactor has no significant role in normal operation of inverter but, if a short circuit occurs in power system, the dc reactor can effectively suppresses severe di/dt initiated in the first moments of fault and it can decreases inverter fault current successfully over the fault duration.
III. PERFORMANCE EVALUATION OF PROPOSED FRT SCHEME

A. Analytical Analysis
In order to analysis the operation of VSI along with DLFCL module, it is assumed that AC line currents 
Where, S a , S b and S c are the switching states of the phases a, b and c, respectively. Also, in (1), I l denotes peak value of AC line current, ϕ represents the power factor angle and Θ incorporates the phase angle and frequency information [27] - [28] .
Since, in carrier based PWM inverters, the carrier frequency is very high in comparison with the fundamental output frequency, it is expected to assume that the value of modulating signal over one carrier period is almost constant [3] , [27] . In this section, the performance of proposed scheme is explained during one carrier period. The analytical analysis is performed in three modes of operation as follows.
A.1. Mode 1: Pre-fault operation
In this study, for a better understanding of the performance of proposed FRT scheme, the charging and discharging operating condition of dc reactor in non-superconducting DLFCL module is analyzed. ( ) Switching sequence represents the dc reactor current formula during discharging mode in normal operation condition:
At t=t 1 , the switching state changes to (100). 
Equation (5) is derived by using (4) and shows the dc reactor current formula in charging mode during normal operation. , ,
At t=t 2 , switching state changes to (101) and i dc changes instantaneously. So, during time interval t 2 to t 3 , the dc reactor current is more than dc link current and the dc reactor is in discharging mode (Fig. 2(d) ). At t=t 3 , switching state is not changed but the dc reactor current is equal with the dc link current and charging mode begins and continues till t 4 , (Fig. 2(e) ).
At t=t 4 , switching state changes to (111) and the dc link current instantaneously reduced to zero. So the dc reactor is in discharging mode till t 5 ( Fig. 2(f) ). It should be noted that, the time interval between t 0 to t 5 is half of carrier period so, the above mentioned analysis can be implemented for the rest of this period until t 10 .
A.2. Mode 2: During fault condition
For analysis of fault condition, a three phase Y-connected short-circuit fault with impedance Z f = r f + jL f ω is applied at point F, as shown in Fig. 1, at t=t 10 . Fig. 3(a) shows the dc link current i dc , the dc reactor current i d and the switching sequence of inverter during fault condition. During time interval t 10 to t 11 switching state is (000). Fig. 3(b) shows the equivalent circuit during time interval T 0 . As the equivalent circuit shows, i dc is equal with zero and the dc reactor is in discharging mode. The following differential equation can be expressed for dc reactor current:
Equation (7) is derived by using (6) and shows the dc reactor current formula during discharging mode:
At t=t 11 switching state changes to (100). Fig. 3(c) 
At t=t 12 , switching state changes to (101). Fig. 3 In addition, according to Fig. 3(d) , it is possible to write the dc link current differential equation as: At t=t 13 , the dc reactor current is equal with dc link current. Therefore, the dc reactor is in charging mode till t=t 14 while switching state is (101). Fig. 3(e) shows the equivalent circuit during time interval t 13 to t 14 . According to the equivalent circuit, the following differential equation can be obtained:
Equation (14) is derived based on the (13) as follows: At t=t 14 , switching state changes to (111) and the dc link current instantaneously reduces to zero.
Therefore, the dc reactor is in discharging mode. Fig. 3(f) shows the equivalent circuit during time interval t 14 to t 15 . According to the equivalent circuit, the dc reactor current can be obtained as (15): After t=t 15 , circuit will have the same periodic operation according to the inverter switching state until protection system operation and clearing the fault.
A.3. Mode3: After clearance of fault
In this mode, the dc reactor current decreases because of its resistance and forward voltage drop on diodes. So, DLFCL will be short circuit. Fig. 4 shows that the dc reactor current discharges to its pre-fault value after some millisecond that is equal with peak value of dc link current. Now, the DLFCL module automatically becomes ready to limit any possible upcoming short circuit faults. 
B. Design Consideration of DLFCL
B.1. DC reactor inductance calculation
To protect inverter semiconductor devices during short circuit condition, it is required to calculate the desired value of L d . For this purpose, the dc reactor current charging formula in time interval t 11 to t 12 is used. Since time interval T 0 in Fig. 3(a) is very small percentage of one carrier period [27] , this interval can be considered equal with zero. Now, as t c considered as operating time of protection system and corresponding current represent by i c , the following equation can be expressed according to (9) :
According to (16) , it is possible to calculate the desired value of L d as follows 
B.2. Power losses assessment
As shown in section III-A, during normal operation, the current of dc reactor is an almost ripple-free dc current with amplitude equal to peak of dc link current. So, (18) 
B.3. Voltage drop compensation
Due to using diode-bridge and non-superconducting coil there is a voltage drop on the NSFCL module.
It is possible to compensate the voltage drop by using a dc voltage source in series with dc reactor (as shown in Fig. 5 ) [21] , [23] . If current through dc reactor is supposed to be a ripple-free dc current equal to I DC the magnitude of dc voltage source can be calculated as follows: 
IV. SIMULATION RESULTS
Single line diagram of test system is shown in Fig. 6 . The primary source of the IBDG unit is represented by a 5-kV DC voltage source. As shown in this figure, the primary source is interconnected to the utility grid through a two level VSI, a 4-kV/34.5kV step-up transformer (with the same power rating of corresponding IBDG unit) and a double-line transmission line. The utility grid is represented by a three phase AC voltage source with equivalent impedance of Z g . The inverter operates through the simulation by VCS that is introduced in [2] . The IBDG unit simulation parameters can be found in [2] , and network data are given in [29] . The PSCAD/EMTDC is implemented to simulate various fault conditions. To 
A. Symmetrical fault
In this scenario, a bolted temporary LLLG fault is applied at point F1, as shown in Fig. 6 , at t=0.8 sec,
with clearing time 0.15 s, as a worst scenario to causes a sever voltage dip (100%) at IBDG unit terminals.
At first, the simulation is carried out while the FCL module is not connected in series with dc link of inverter. The obtained results are shown in Fig. 7(a) , (c) and (e). As shown in Fig. 7(a) , once the fault occurs, voltage at IBDG terminal drops to zero. In this condition, the IBDG unit's output current increases suddenly. The peak value of IBDG unit's output current at the first moment of the fault reaches to around 4pu as shown in Fig. 7(c) . The dc reactor current is shown in figure 8(b) . As this figure shows, during the fault period the dc reactor current increases almost linearly. However, during the entire timeframe of fault (150 ms), the DLFCL module is capable to limit three phase output current of IBDG unit to less than to twice of nominal current, as shown in Fig. 7(d) . According to Fig. 7(f) , the current through the power electronic switches of phase A effectively is limited to twice of nominal value. So, the semiconductors operate in safe area operation during fault condition because of DLFCL module.
On the other hand, the time interval between the fault initiation and semiconductors failure is very smaller [31] than the time duration that is required to active the respective protection devices and disconnecting the IBDG unit from the utility. So, the severe di/dt which is initiated at the initial instants of the short circuit In order to establish relations between simulations results and analytical analysis, the time axis of dc reactor current in Fig. 7(c) is enlarged for three cases: before, during and after the fault and corresponding results are shown in Fig. 9 . As illustrated in Fig. 9(a) , before the fault dc reactor current is an almost ripple-free dc current. After fault occurrence, the DLFCL automatically inserted in series with dc link of inverter consequently increases fault path impedance. So, the dc reactor current being to increase until fault is cleared ( Fig. 9(b) ). After fault clearance, the dc reactor current discharges to its pre-fault value after some milliseconds ( Fig. 9(c) ). So, the simulation results presented in Fig. 9 approved analytical analysis in part III (compare Fig. 9 with Fig. 2 and 3 ).
According to this analysis, by implementation of proposed FRT approach, the IBDG unit can stay connected to the utility grid during worst case short circuit faults so, it compliance the new grid codes requirements. 
B. Asymmetrical faults
In this section, the performance of proposed approach is validated during asymmetrical grid faults. For this purpose two cases of asymmetrical fault including a LL fault between phases b and c, and a LG fault on phase a are considered and are applied at point F1 in Fig. 6 at t=0.8 s with clearing time of 0.15 s. Simulation results including three phase output currents and current through switches of phase A when proposed FRT scheme is applied during LL and LG fault are shown in Fig. 10(a)-(d) . It can be seen that for both fault situations, during the voltage dip, the output current of IBDG unit and current through the semiconductors effectively are limited to twice of nominal value in fault interval.
C. Repeated Transient Faults
Repeated transient faults (i.e lightning, storm, etc.) introduced major problems in overhead lines. The intent of this section is to highlight the performance of the proposed FRT scheme against repeated transient short circuit faults. For this purpose, at t=0.6 s, a repeated transient LG fault is applied at the end of the line 1 at point F2 in Fig. 6 . Corresponding results provided in Fig. 11 . As this figure shows, the proposed scheme can successfully limit the fault current of IBDG unit during such circumstances. 
VI. CONCLUSION
In this paper, a novel dc link FCL based FRT scheme proposed to improve the FRT capability in IBDGs units. The proposed approach provides several benefits which are listed below:
• The proposed scheme employs just one single set of FCL module in DC side of inverter. Therefore, it is more efficient than conventional approaches which need three similar sets of FCL modules at AC side of inverter.
• Since the DLFCL has simple configuration and does not need any control, measurement and gate deriving system. The proposed FRT solution can be simply implemented on VSI with least engineering cost.
• Compare with the other FRT methods, the proposed scheme is not affected by the deep of voltage dip. Moreover, by the present method continues operation can be realized for IBDG at zero grid voltage.
• Interface-inverter is controlled as a controlled voltage source in normal condition as well as fault condition. Moreover, no need to make use of superconductor inductor in DLFCL module leads to low initial cost of the proposed scheme.
• The proposed scheme has a reliable performance during various fault conditions. It has been evaluated under LLLG, LL, and LG short-circuit faults in PSCAD/EMTDC environment.
Moreover, its efficiency is approved by a prototype setup.
So, the present scheme can be considered as an efficient method for fault current limitation of VSIs.
